You are here:   HomeComputer FundamentalI/O and Memory
by Dinesh Thakur Category: Memory

A type of RAM that add ERROR DETECTION AND CORRECTION circuitry to automatically detect and correct a single BIT ERROR in any of the chip. Such errors are often induced, for example, by stray alpha particles emitted from minute amounts of radioactive elements in the chips' packaging.

If fitted at all, error correction schemes for personal computers work by adding a single extra parity BIT to every BYTE (which is why RAM is built from banks of nine rather than eight chips). The memory circuitry calculates the PARITY, odd or even, of the bits in each bank, so any single bit error will be detected and a PARITY ERROR signalled. MAINFRAME and M IN ICOM PUTE R error correction schemes typically add multiple parity bits that allow the exact location of the changed bit to be identified, so that it can be corrected. 

Subscribe To Free Daily Newsletter!

Get Free News Updates Delivered Directly To Your Inbox
About Dinesh Thakur

Dinesh ThakurDinesh Thakur holds an B.SC (Computer Science), MCSE, MCDBA, CCNA, CCNP, A+, SCJP certifications. Dinesh authors the hugely popular Computer Notes blog. Where he writes how-to guides around Computer fundamental , computer software, Computer programming, and web apps. For any type of query or something that you think is missing, please feel free to contact us.

What's New and Popular

Popular Article

Search Content

Advance Courses

Basic Courses

Advertise with Us